Answer Posted / Hrishikesh Kumar
A full-adder is a digital logic circuit that accepts two binary numbers (bits) as inputs and performs the operation of adding them along with a carry input (from a previous stage). It produces a sum bit and a carry output. The internal implementation may be realized using gates, but common methods include ripple carry, carry look-ahead, or carry-save adders.
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
hey any one has sample placement papers for citrix r&d, bangalore, pls send it to me on ecpradeep2006@gmail.com, i have got my tests on 3rd sep
i want to know the rrb section engg. the question paper also with interview questions.pls mail me at shekharmunna130@gmail.com
Can any one please send me the hpcl question papers or pattern for ece branch please mail to sweetyastweety@gmail.com
last Airforce test paper
Pls send Syllabus of Jr.Eng grade2 electronics e.n.no 02/2008 & model qustions to my id amarlalmeppurath@yahoo.com
sir please provide me the previous technical papers for hpcl writtien exam
i need modal Q. paper of junior enjineer for 1/2009 rrb ajmer exam cat no. 11 jell electrical thenkyou
hiii,i am richa.. i want to know .. the criteria for appearung for BEL... how much percent i shuold have and is it will be for per semester or for a whole year
please send me last year question for executive tranees in ntpc on my email ID rajthakur2091@gmail.com
sir, please send me RRB Question papers for Section engineer Signal..
plz send me previous question paper of RRB section Engineer- Electronics ,erpdayal@gmail.com
hi all iam going to give AAI tech exam i did my BE in electronics and communication if any one have any sample papers and SYLLABUS for it please plzzzzzzzzzzzzz for my career mail me at neha_sheokand11@yahoo.co.in
sir i need a few nots of electronics component cicuit plz send me some nots
Draw the symbol of jfet and mosfet.
documentation on improved trace buffer via Selective Data Capture Using 2-D Compaction for Post-Silicon Debug
