What is Race-around problem? How can you rectify it?
Answer Posted / ladpriyanka
In J-K flipflop,for the input states J=K=1,if the clock
pulse width is greater then the propagation delay of the
NAND gate then it will cause continuous transitions of the
flipflop output.This is called Race around condition.
To rectify this problem,the clock pulse width should keep
less then the propagation delay of the NAND gate.This
restriction on the pulse width can be eliminated by
constructing
(i)Master-Slave flipflop
(ii)Edge-triggered flipflop
| Is This Answer Correct ? | 1 Yes | 1 No |
Post New Answer View All Answers
Why are using 4ma to 20ma for signal transfer. Why not 0 to 20ma?
When we trim a resistor, we are A Making a fine adjustment B Reducing its value C Increasing its value D Making a coarse adjustment
i am electronics & comm engg & appling 4 the AAI jr executive (electronics/ATC) written test. pls forward me the syllabus & old question papers.I will be very much thankful to you akil403@yahoo.com
Describe the working of 1φ fully controlled bridge converter in the rectifying mode and inversion mode. And derive the expressions for average output voltage and rms output voltage?
How the active power factor correction changes the wave shape of current drawn by a load to improve the power factor?
i want to know the syllabus for management trainee exam,vizag steel plant,2009
importance of defining tg or tf in selecting master and slave bts's?
What is the function of freewheeling diodes in controlled rectifier?
What are the KPI that decides the capacity expansion of SGSN/MME?
what is the role of electronics,communication engg. in IT industry?
WAP to print a given number [0-1000] in words. For example, 123 as One Hundred and Twenty Three
sir,please send me the questions and syllabus for ongc technical assistant exam for electronics and comm
i need recent placement paper
What is a base station?
What is woking principale of Profibus nd how it transfer data?