Minimisation of Boolean logical expressions helps to reduce
A Space B Number of gates
C Cost D Space,number of gates and cost
Answer Posted / kuldeep tiwari
ans- (D)
k-map reduces the number of gates. and when number of gates
reduces it means cost of circuit and space for circuit
reduced..
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
What is the effect of temperature on the reverse current of a p-n junction?
Explain the difference between inductance and resistance?
hi im doing my final year b.tech and im having 50 backlogs in my b.tech is there any chance to persuie M.S in USA and my gre score is 1040 toefl score is 90 please help me
Why are ics so cheap?
where do i get exercises for electronic circuits lab, i.e, designing various waveform(clipper, clamper, rectifiers)
What is the difference between a multiplexer and encoder?
What is the use of starter and choke in tube
Is fan out of ECL logic family is high?give reason for yes or no?
Explain shanon-hartley law.
Does area of work only involve closed spaces?
why 8052 is preferred instead of ARM processors for soe applications
Explain what is a latch?
Define what is meant by operating point?
What are the applications of a series inverter?
Sir, I wish to appear for the written test in the year 2009. But i have no syllabus on the basis of that the exam was held. So if you kindly give me the syllabus,it's easy for me to be prepared. I have already registered through online,and that no is 10857