how 2 design a mod 6 synchronous counter using jk flip flop?
Answer Posted / d.g.bhat
mod-6 counter has 6 states,i.e, 0 to 5.
the binary form of 6 is 110, therefore 3 jk flipflops are
required to represent each bit. the ic used is 7476 or 74112.
first one should be clear with exitation table of jk.
then we should construct the transition table consisting of
present states, next states and flip flop inputs.. then
using this table k-map should be filled to obtain the design
equations for the circiut.lastly circiut should be
implemented and should be checked for proper working.
Is This Answer Correct ? | 6 Yes | 4 No |
Post New Answer View All Answers
What is the need for load flow study?
Explain why the aspect ratio of tv video display is 4:3 or 16:9? Why not it is any other?
What is zigbee?
how synchronous motor use to improve the power factor
Define input offset current.
what is the effect of increase resistance on reluctance?
Give some examples of power electronics applications in the day-to-day life?
please send the last 5 years {{{JUNIOR ENGINEER - ELECTICAL, ELECTRONICS RRB CHENNAI}}} TECHNICAL question papers TO MY EMAIL ID pushpapappu@yahoo.co.in
plz send me some apts question paper for aricent. thanks in advance
Tell me why the shape of op-amp is triangular not other shape?
Which device produces voltage variable capacitor? How the voltage variable capacitance varies with the change in voltage across it?
If the address bus id 20bits.then the memory space is ?
describe the various addressing modes of 8085 processor, also provide an example of each.
Draw the circuit of cb configurations using npn transistor.
Hi dears, i work with E// switches since a bit time,i faces a problem with AFFILE output,when i get the out put (with Hex code) and i try to convert it to ASCII code it gives me the correct values but the data is not arrange correctly,there is some tabs,spaces and by result the data is shifted is there any advice for this case thanks & regards