Answer Posted / ketan

yes the above answer is true and this condition arises as the time period of the flip flop clock is less than the time period of input clock. so as long as the input clock stays high output of flip flop will keep changing.

this can be avoided by using master slave flip flop in which two jk flip flop are connected but each is provided complementary clock pulse i.e. if master has high clock pulse than slave will be having low clock pulse. so till the clock pulse of master flip flop is high then slave clock pulse will be low, and it's output will not change and when slave has high clock pulse then output will change and in that case master will be inactive as it's clock pulse will be low.

What are the different parameters that can be measured using a q-meter?

1110

---

What are the applications of an inverter?

1061

---

can i give the short discription to "window size" , "Time out" "piggybacking" in sliding window flow control.

1918

---

What is monolithic ic?

1034

---

What Are The Advantages Of Spread Spectrum?

1097

---

please explain the meaning of "In GSM only 30 or 35 peoples can call at at time in a singal carrier but In CDMA apprx 70 peoples can call in a singal carrier at a time."..........

1979

---

How to Create the Node file with 1 E1 (4+4+4).

2002

---

details of siemens automation systems.

1821

---

Power mosfet is a voltage controlled device. Why?

1102

---

How many types of resistor are there in diode?

996

---

What is the Difference betn IBS & REPEATER?

5062

---

#include int main() { char c='1'; int j=atoi(c); }

1982

---

Mention the protocols used in data transfer.

1139

---

Draw the circuit diagram of 1φ auto sequential commutated current source inverter and explain its operation with equivalent circuits for different modes and necessary waveforms?

1164

---

What is the function of BB2F card?

2176

---