Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / ketan
yes the above answer is true and this condition arises as the time period of the flip flop clock is less than the time period of input clock. so as long as the input clock stays high output of flip flop will keep changing.
this can be avoided by using master slave flip flop in which two jk flip flop are connected but each is provided complementary clock pulse i.e. if master has high clock pulse than slave will be having low clock pulse. so till the clock pulse of master flip flop is high then slave clock pulse will be low, and it's output will not change and when slave has high clock pulse then output will change and in that case master will be inactive as it's clock pulse will be low.
| Is This Answer Correct ? | 6 Yes | 0 No |
Post New Answer View All Answers
What are the advantages of ics over discrete component circuits?
Define latching current?
what is a tetrode transisitor ? show the structure of such a device and indicate the polarity of the biasing voltage applied to each element?
Explain the use of fbus protocol?
Why is bleeder resistance employed in a filter circuit?
for linear polarisation antenna how do u measure polarisation?
explain the advantages of power factor correction is an RLC circuit for a commercial customer, include tarifs..
What is an fpga?
can i give the short discription to "window size" , "Time out" "piggybacking" in sliding window flow control.
Igbt is a voltage controlled device. Why?
Why doping is done in semiconductors?
What are the characteristics of ideal opamp?
how do i write program like one shown 1234567654321 123456 654321 12345 54321 1234 4321 123 321 12 21 1 1
Number of nodes in Binary tree with height 3:
What is tunneling?
