Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / ketan
yes the above answer is true and this condition arises as the time period of the flip flop clock is less than the time period of input clock. so as long as the input clock stays high output of flip flop will keep changing.
this can be avoided by using master slave flip flop in which two jk flip flop are connected but each is provided complementary clock pulse i.e. if master has high clock pulse than slave will be having low clock pulse. so till the clock pulse of master flip flop is high then slave clock pulse will be low, and it's output will not change and when slave has high clock pulse then output will change and in that case master will be inactive as it's clock pulse will be low.
| Is This Answer Correct ? | 6 Yes | 0 No |
Post New Answer View All Answers
What is the operating voltage of laser?
Define negative logic.
What are the advantages and disadvantages of jfet over bjt?
needed web address and its directory for objective type question with answer in electronics instrumentation paper.
Explain the difference between a multiplexer and encoder?
What is meant a parallel inverter?
what would be main different environment in gsm and cdma core networking side?
Why interlacing is used in television?
Explain the difference between emulator and simulator?
Explain the various components used in creating digital circuits?
describe various programmable and non-programmable registers in 8085.
why we using different type of microwave antenna we using like one is connected to MMU and one more is connected to other slot what is use of both antenna?
What is delay angle?
is embeded technology is necessary for every electronics engineer?
What is meant by mcmurray inverter?
