in 400 kv system why should trip both side CB when we give
hand trip?
- 1 Answers
- 6686 Views
- KPTCL, NHPC, I also Faced
- E-Mail Answers
Answer Posted / k.prakashchandra
Hand trip means issuing 'line clear' ?.In case of tr lines
connected to network at both ends ,it is necessary to obtain
NFBC( no feed back certificate) from the other end to issue
line clear or permit to work.
| Is This Answer Correct ? | 26 Yes | 3 No |
Post New Answer View All Answers
Can any body tell me the different types of LT cables & their application.
Why squirrel cage motor can only use with low starting loads ?
Why do we use copper cable for HT Supply and why not Aluminium?
we can run 2phase as 3phase .what will be the differnce with respect to phase angle, power, current between the two modes
in a silicon diode we can measure .7v in a voltmeter.but why we can't use this voltage for using?
A 1F capacitor is charged to 100V initially. A 1H inductor is connected accros the capacitor througha a switch. The current in the circiut when the switch is closed is____
what is the differences between microprocessor and general purpose computer
How do I calculate/select Droop CT ratio for various capacity of generators?
Hi,iam a diploma in electrical engineering.rtd from indian air force in apr 2007.prsently working in reliance next link as a network maintenance engineer since 2007,can i get a job in motherson sumi.
actually i can't understand what is 3dB ? and it's really not clear to me.please any one let it me be cleared.
we use capister for power factor. when we use capaciter in dg circuit than defect dg. can we use capaciter bank for dg circuit
how is the magnetic current test is different in delta-star and delta delta transformer.
What is called limb of a transformer?
Has someone here done a sizing for a generator (3 phase), its for a pumping station. If you have an example for standby/duty and both running (I) star delta (ii) Soft Starter.
Is there a possibility to use such a treshold voltage for the NMOS part of a CMOS circuit that during the switching it will start conducting only after the PMOS part will be already closed, by this eliminating the leakedge current? Please note, I'm not asking about the well bias in standby mode, but about the "antileakedge" measures during normal operation.
