Interested to Buy Any Domain ? << Click Here >> for more details...
how 2 design a mod 6 synchronous counter using jk flip flop?
- 3 Answers
- 24569 Views
- I also Faced
- E-Mail Answers
Answer Posted / aniket
binary for 6 is 110..we will need 3 MS JK FF i.e. using ic
7476....we need to design a truth table for that...
till state 0 to 5(6 states) put your o/p as 1...ie.e those
are valid states and for the remaining ones those are the
invalid states....then draw k-map and design the
combinational logic....put all ur preset and J0 K0..i/ps of
FF to logic 1 and accordingly clock the FF
and put the o/p of the combinaional logic to the clear of
thr ff......in order to clear the states after 5th.....
hope this was usefull....
| Is This Answer Correct ? | 33 Yes | 8 No |
Post New Answer View All Answers
How to convert design gray to binary code?
Explain to find resistance?
what is meant by shear resistance in concrete?
what is a state table?
Explain what is an inverter?
plz post the ne questions for electronics engg interview
what are the Technical Specifications of D/240PCI-T1
What is the effect of temperature on the reverse current of a p-n junction?
What types of inverters require feedback diodes?
How can i display output voltage of my Power supply(DC) on the seven segment display ?? which IC is used?
What precautions are required to be observed in the use of leds?
What other TCP setting can you modify besides MTU to shorten packets
What is the importance of valence shell and valence electrons?
What does the pinch off voltage refers to in a mosfet?
Why are ics so cheap?
