Answer Posted / aniket

binary for 6 is 110..we will need 3 MS JK FF i.e. using ic
7476....we need to design a truth table for that...
till state 0 to 5(6 states) put your o/p as 1...ie.e those
are valid states and for the remaining ones those are the
invalid states....then draw k-map and design the
combinational logic....put all ur preset and J0 K0..i/ps of
FF to logic 1 and accordingly clock the FF
and put the o/p of the combinaional logic to the clear of
thr ff......in order to clear the states after 5th.....

hope this was usefull....

what is difference b/w watt loss and watt full devices. what is watt loss and watt full devices?

2233

---

can i find question paper of rrb jee

3059

---

Explain the different modes of buck boost converter

998

---

SIR,i am applying for the jr.engineer(signal)post.kindly if you send some previos sample question -answer i will be higly obliged

2118

---

what is a bleeder resistor?

1991

---

The electric field in the space charge region decreases with forward bias and increases with reverse bias. Why?

1020

---

Explain what is associate law?

1006

---

what is the present model of group1 and group 2 syllabus plz send the link ?

1689

---

Define what is back diode?

1040

---

hi i am sushil can anyone send me the previous year question paper for AAI(JR.excecutive,electronics)to my email kingston_s007@yahoo.com

1821

---

Why π-filters are not suitable for varying loads?

1246

---

How many types of Transmission cards are in Ultra BTS?

2195

---

What do you mean by a grounded load?

988

---

I am a B Tech student n am very much interested in science n math.in which site i can find more concept regarding ECE?

1771

---

Define timer.

990

---