Answer Posted / aniket

binary for 6 is 110..we will need 3 MS JK FF i.e. using ic
7476....we need to design a truth table for that...
till state 0 to 5(6 states) put your o/p as 1...ie.e those
are valid states and for the remaining ones those are the
invalid states....then draw k-map and design the
combinational logic....put all ur preset and J0 K0..i/ps of
FF to logic 1 and accordingly clock the FF
and put the o/p of the combinaional logic to the clear of
thr ff......in order to clear the states after 5th.....

hope this was usefull....

What are edge triggered flip flop and level triggered flip flop? How do they differ from one another?

1101

---

What is meant by load commutation?

1312

---

What is High frequency transformer cores made of?

1144

---

What is dma channels?

1109

---

The output of a 60hz full-wave bridge rectifier has a 60 hz ripple. It this circuit working properly?

1369

---

snd me karur vysya bank clerk model papers kundavarapu.harish90@gmail.com

1963

---

What is colour of flame if the of Halide Torch detects a refrigerant leakage?

2486

---

draw the fig of bridge rectifier?

2150

---

....................... regulator operates the power transistors as high frequency on/off switch. A Series B Short C Switching D None of these

1833

---

Which Programer/Programing Software Should i use to program Mitsubishi FX Series PLC. PLZ DO ANSWER

1899

---

explain the application of a jfet.

1155

---

Following is an NSAP of IS-IS, which is legal NET (When area number is 1)? 1) 47.0001.1921.6800.3025.01 2) 0001.1921.6800.3025.00 3) 47.0001.192.168.3.25.00 4) 0001.1921.6800.3025.01

2016

---

Why vestigial side band is used in tv signal transmission?

1027

---

WHAT IS THE DIFFERENCE BETWEEN PLC AND embedded systems

2301

---

What type of questions are asked in Tetra pak onlinr test

1931

---