Answer Posted / saifi4u01
setup time:- it is the time taken by the flip-flop to change the value of it's output about 50%.
hold time:- when input hasbeen changed then the time taken by the flip flop to decrease its output value about 50%.
| Is This Answer Correct ? | 1 Yes | 3 No |
Post New Answer View All Answers
im ranjith having 63%in my b tech with 25 backlogs,cleard all .. im having 1100 in gre and 90 in my toefl can i get visa? im planning spring 2011 pls help me i applied for i20 im applying 4 universities pls help me can i get visa? shall i prefer canada if i could not get visa?
State different methods of voltage control inverters. Describe about pwm control in inverter?
What is the difference between edge triggered flip flop and level triggered flip flop?
What are the basic building blocks of pll?
how is corona effect can be detected??
Explain why we need biasing for transistor, fet and mosfet?
which type of question are putup in IES exam?
the industires choose embedded system for their applications because of reverse engg is not possible is the only reason or other reasons are available
how does modulation reduce bandwidth
What is tri state of a signal?
y do v use microprocessor for cpu's but not microcontrollers??? adv of mp over mc????
What Are The Various Types Of Numbers For Network Identity?
WHICH TYPES OF QUESTION & WHICH BEST BOOK IN PREPARING FOR COMMUNICATION ?
What is single input output interface? How it is different from single ended interface?
what is signal integrity and what is the use ?
