Interested to Buy Any Domain ? << Click Here >> for more details...
What is Race-around problem? How can you rectify it?
- 34 Answers
- 129005 Views
- College School Exams Tests, CTS, ISRO, ST Micro, STMicroelectronics, I also Faced
- E-Mail Answers
Answer Posted / suresh ambati
when J and K are 1 output is complementing. Assume clock
period is 10ns and path delay is 2ns .That means for every
2ns output is changing when clock is active.In j k latch
clock pulse is high for 5ns in this case.Assume present
state Qn = 0 .for the first 2ns next state Qn+1 = 1 , and
for the next 2ns i.e at 4ns next state Qn+1 = 0 for the same
clock.Output is not stable for single clock period.This is
race around condition.This is eliminated by master slave jk
flip flop.
| Is This Answer Correct ? | 9 Yes | 0 No |
Post New Answer View All Answers
Explain how to calculate knee point voltage? Describe its purpose for differential protection.
What is a diagnostic system check?
what do we mean by the term PTT in mobile? & what is the main function of PTT service?
why -48 voltage is given to bts?
Why gold is added to the p-n junction?
how can I pass ccna in first try in one month
What problem arise if we use regulators without/before filters?
pls send me mahagenco previous entrance exam question papers
Explain why a voltmeter should be of very high resistance?
What is sweep time?
What is a schmitt trigger?
power line carrier communication interview quetion
Draw the frequency response of DARLINGTON PAIR
What are the properties of FFT? What happens when you pass a signal of 1000Hz through an FFT?????
self supporting course and sandwich course are same
