what is race around condition
Answer Posted / abhinandan kumar
we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.
so this can be avoided by using only edgetriggerd ff
rahter than using level triggerd.
Is This Answer Correct ? | 28 Yes | 9 No |
Post New Answer View All Answers
what is the function of solid state relay (SSR)
Explain how rectangular filter are practically made?
why -48v is used for BTS in telecom?
What are the characteristics of scr?
details of siemens automation systems.
Draw the block diagram of a 128 line EPABX and explain its operation?
Which power supply card required for Ultra BTS for AC 230 V input Which power supply card required for Ultra BTS for DC -48V
i want to know some description about SIM architecture... what is inside the SIM?
3 flipflops are connected so that after 0 to 5 count occured next number is zero. So what is the counter?
Why slew rate is not infinite in ideal op-amp?
What is a rectifier, what are its various types?
why we use -48V in nokia BTS
how to calculate qty. of random rubble masonary in retaining wall?
Explain the configuration of 4+4+4.
What is meant by dc chopper?