what is race around condition

Answer Posted / abhinandan kumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.
so this can be avoided by using only edgetriggerd ff
rahter than using level triggerd.

Is This Answer Correct ?    28 Yes 9 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

what is the function of solid state relay (SSR)

1427


Explain how rectangular filter are practically made?

528


why -48v is used for BTS in telecom?

1661


What are the characteristics of scr?

625


details of siemens automation systems.

1436






Draw the block diagram of a 128 line EPABX and explain its operation?

7213


Which power supply card required for Ultra BTS for AC 230 V input Which power supply card required for Ultra BTS for DC -48V

2767


i want to know some description about SIM architecture... what is inside the SIM?

1443


3 flipflops are connected so that after 0 to 5 count occured next number is zero. So what is the counter?

608


Why slew rate is not infinite in ideal op-amp?

562


What is a rectifier, what are its various types?

593


why we use -48V in nokia BTS

2642


how to calculate qty. of random rubble masonary in retaining wall?

1835


Explain the configuration of 4+4+4.

1555


What is meant by dc chopper?

605