Answer Posted / abhinandan kumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.
so this can be avoided by using only edgetriggerd ff
rahter than using level triggerd.

How to call the "Procedure" in test bench for VHDL...? Please post the answer for it....?

2143

---

What is commutation angle or overlap angle?

1334

---

Why π-filters are not suitable for varying loads?

1247

---

I AM DOING MY ELECTRONICS AND COMMUNICATION ENGINEERING.I NEED SOME SUGGESTIONS REGARDING THE COURSES THAT I CAN STUDY SO THAT I GET BETTER CHANCES FOR JOBS..WAITING FOR SOME SUGGESTIONS IN yamini1825@yahoo.com..THANK YOU

1873

---

why dose response of a phototransistor depent upon the wave length of the incident light?

2046

---

What is snubber circuit?

1003

---

what is a voltage follower?

968

---

What is the difference between inductance and resistance?

1073

---

Why should you chosen this job

1266

---

which modulation will be suitable for transmitting audio file? is there any transformation needed for transmission?

1497

---

Explain how micro processor works without internal memory?

951

---

What is monostable multivibrator?

988

---

Sir, Plz send the last 5 yrs ques papers for Railway board's section engineer post. Thanks, c_k_chand@yahoo.co.in

1759

---

Why is 400 hz used for flight instruments and radio transmission system in aviation industry universally?

984

---

what is am transceiver.

950

---