Answer Posted / abhinandan kumar

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.
so this can be avoided by using only edgetriggerd ff
rahter than using level triggerd.

Define what is meant by filter?

1083

---

Define beta of a transistor.

1046

---

List out the direct type adcs.

1085

---

What is monolithic ic?

1013

---

any one have C-Dot interview question.....its urgent ...if any one hav..plzz share as soon as possible.

2839

---

What is meant by bcd code?

1185

---

Pls tell me when will coming ssc scientist assistant result...how many marks for elgilibity.. Am a minority girl oc

1316

---

What is meant by pwm control in dc chopper?

1218

---

State and explain some of p-n junction diode applications.

1062

---

What is monostable multivibrator?

1007

---

i need questions from Govt company asked like BDL, ECIL,HAL,DRDL,BARC and many

3209

---

I am studing Diploma Electronics from International Council for Management Studies-CHENNAI. Is it useful for getting engineering job within india or international ?

1932

---

can anybody mail the exact sylabuss for ECIL

2088

---

sir please send me d previous paper of jindal steel power corporatio ltd.. mah email id z khan.aalmeen@gmail.com

2377

---

What is the difference between demultiplexer and decoder?

1124

---