Answer Posted / nidhi , b.tech 2nd year ,r.v.s

In a JK flip flop when J=1 and K=1 and clock is applied, the
outputs keep on toggling at every delay time of the flip
flop as long as the clock is present.Hence the output at the
end of the clock pulse is ambiguous.This condition is called
race around condition.

What is aircombining?

1749

---

What is the difference between inductance and resistance?

579

---

what is the role of electronics,communication engg. in IT industry?

2743

---

write a c programme for add of two numbers with out use of arthematic operators

1426

---

Name the equipments required for 2+2+2.

1488

---

---

Pls send Syllabus of Jr.Eng grade2 electronics e.n.no 02/2008 & model qustions to my id amarlalmeppurath@yahoo.com

1549

---

minimum,maximum values of s12 in lossless & lossy txline?

1664

---

Differentiate between avalanche and zener breakdown.

632

---

What is a bistable multivibrator?

611

---

what is the ratio of Rf &R1 in wean bridge oscillator

1513

---

What happens if an amplifier is biased at cutoff or at saturation?

656

---

write a program which calculates the frequency of a number between n maximum number

1427

---

How can we remove unwanted sideband from ssb modulation?

568

---

What are the control strategies of chopper?

621

---

What are digital electronic flip flops, state the different types of flip flop and their uses?

517

---