Answer Posted / rakesh b. patel
When the clock (like a pulse)is close at that time latch is
activate.in this various type of latch.latch is set and
reset two condition.
| Is This Answer Correct ? | 11 Yes | 6 No |
Post New Answer View All Answers
What is a logic gate?
What are edge triggered flip flop and level triggered flip flop?
define voltage regulator.
What are measurement reports in TEMS tools?
What is conductance? How is it measured?
what is the difference between isdn and idn?
• The silicon of a new device has memory leak. When all "0" are written into RAM, it reads back all "0" whithout any problem. When all "1" are written, only 80% of memory cells are read back correctly. What can be possibly the problem with the RAM?
sir please provide me the previous technical papers for hpcl writtien exam
What are chebushev filters?
Define dynamic resistance of a p-n junction diode in forward biased condition.
how to answer for the question what is your strength and weakness?
What is RSSP in GSM???????
What logic function is obtained by adding an inverter to the output of an and gate?
How to convert a binary number into bcd number directly and vice-versa, without converting it into any other number system?
What is memristor? How many modes it works? What is its advantage?