Answer Posted / rakesh b. patel
When the clock (like a pulse)is close at that time latch is
activate.in this various type of latch.latch is set and
reset two condition.
| Is This Answer Correct ? | 11 Yes | 6 No |
Post New Answer View All Answers
Draw a schematic diagram of a Half Adder. Can you draw the same using only NAND gates?
The linearity error for a digital input is indicated by what???
what is the function of solid state relay (SSR)
what is the difference between controller in mobile and processor in pc?
What is woking principale of Profibus nd how it transfer data?
What happens to the series current , load current and zener current when the dc input voltage of a zener regulator increases?
How to E1 cable get 2.046 mbps.
What is Cell Splitting?
what is an inverting amplifier?
Explain in wave guides tem wave propagation is not exit, give the physical interpretation?
how can I pass ccna in first try in one month
what are the difference between dcs & plc & scada?
Define what is meant by phase reversal?
In C language the condition(4%2==0) and in scanf statement the declaration as %d for integer.Now in the first condition it performs the modulo operator but why it is not so in scanf statement?
What are the applications of a series inverter?