Answer Posted / baisakhi khasnabis

we know that when j=k=1 in a jk flip flop then output is
the complement of the previous output i.e if j=k=1 and Y=0
then after the clock pulse y becomes 1.
but if the propagation delay of the gates is much lesser
than the pulse duration then during the same pulse at first
y becomes 0 and after another propagation delay y becomes 1
and so on.
thus within the same pulse duration due to very small
propagation delays output oscillates back and forth between
0 and 1. this condition is called race around condition and
at the end of the pulse the output is uncertain.

interrupt controller

2176

---

minimum,maximum values of s12 in lossless & lossy txline?

2039

---

what is code vector?

2163

---

what is the output differentiator and integrator?

1029

---

For a type a chopper (first quadrant), express the following variables as a function of vs, r and duty cycle
in case the load is resistive average output voltage and current?

1199

---

What are the disadvantages of load commutated chopper?

1240

---

sir i preparing J.E railway exam..so pl.send me solved paper.J.E...TELECOM ,SIGNAL,

2910

---

Why can’t we use comparator to convert sin wave into square wave?

1109

---

what would be main different environment in gsm and cdma core networking side?

1937

---

What are the different operation regions of the thyristor (scr)?

1203

---

what is serial communication??

1944

---

What are the uses of memristor?

938

---

what its mean 'inverter based technology' ? if we talk about refrigerators, splits ACs etc how it helps to produce & keep more coolness and chilled atmosphere ?

1923

---

What is a lissajous pattern?

978

---

HI ALL.. I TOO APPLIED FOR THE POST OF JR.EXECUTIVE ELECTRONICS(AAI).HOW DO U PEOPLE KNOW ABOUT THE EXAM DATE DO U GOT ANY ACK...

1887

---