Answer Posted / sonali

latch is sensitive to level value where as flip_flop is
triggered by edge value.

Explain the construction of a jfet

688

---

State sampling theorem.

627

---

How to convert binary to excess 3 code and vice verse?

571

---

Explain in wave guides tem wave propagation is not exit, give the physical interpretation?

515

---

Explain why bjt is known as current controlled device and fet is known as voltage controlled device?

552

---

---

What is meant by soa?

676

---

Why the antenna is called passive element?

591

---

sir, please send HPCL INFORMATION SYSTEMS OFFICER SYLLABUS WITH PREVIOUS QUESTION PAPERS

3611

---

What is cache coherence?

612

---

Explain the operation of 1φ sinusoidal ac voltage controller?

568

---

if i get a job in bsc .what are the main key duties to handle

1604

---

wat should be the main steps for qualifying gate.

1439

---

What is the relation between α & β?

597

---

What is meant by CDOT in relation to the Communication in BSNL? Explain the term CDOT.

2112

---

What is the difference between edge triggered flip flop and level triggered flip flop?

588

---