Interested to Buy Any Domain ? << Click Here >> for more details...
with a neat sketch, show all the interconnections required between a 8085 processor and a RAM of size 4KB mapped in the range 2000H-2FFFH.
interface an 8-pin switch with 8085 microprocessor located at 0AAH and LEDs at port 55H, draw the circuit diagram. Write down a program to read the switches and do the following: > if the parity of the switch is odd, start counting upward until it reaches 0FFH. > if the parity of the switch is even, start counting downwards until it reaches 00H.
write down a program to overwrite the contents of the flag register in 8085
what are the various modes of data transfer in 8085?
explain the trasistor sizing procedure for a four inputNOR and four input NAND Gate?
Is M-ary PSK bandwidth efficient or power efficient
What is a scrambler? Explain its operation
Can any one share the training will be in Viven embedded academy Hyderabad for Advanced embedded systems course???
I went to Germany for my masters and stayed there for 1.5 months. Due to personal reasons I came back to india and I want to apply for student visa for USA..will there be any issues?
explain with a suitable diagram how a vidicon pick-up tube is employed in a monochrome TV camera to develop luminance signal
why three pick-up tubes are provided in a clour camera?
what is inductive couplers
how to determine AC frequency through hardware ?
Is the output power different from input power.? rated input voltage” Is that the voltage we give to the driver or the voltage which comes out from the driver?
compare the delay in sending x-bit msg over k-hop path in ckt switched nw nin lightil loaded packet swithed nw. the ckt setup time is s per hop,the packet size is p bits n data rate is' b' bps under what condition does packet nw have lower delay?
