Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
As because the logical effort of Nand gate is lower than that of the Nor gate the time taken to drive same capacitor with same input slew is lesser for Nand that that of Nor. Means Nand is faster than Nor.
Site Map
