Browse  |   Placement Papers  |   Company  |   Code Snippets  |   Certifications  |   Visa Questions Post Question  |   Post Answer  |   My Panel  |   Search  |   Articles  |   Topics  |   ERRORS new
 Do you have a collection of Interview Questions and interested to share with us!! Please send that collection to along with your userid / name. ThanQ

 Categories >> Software >> Embedded Systems >> 86 Family

 86 Family Interview Questions (53) VLSI Interview Questions (200) DSP Interview Questions (9) Embedded Systems AllOther Interview Questions (24)
Question
`Give a circuit to divide frequency of clock cycle by two ?`
Question Submitted By :: Guest
I also faced this Question!!     Rank Answer Posted By

Re: Give a circuit to divide frequency of clock cycle by two ?
# 1
any single flip flop itself is a freqency divider circuit
 Is This Answer Correct ? 13 Yes 13 No
Priyanka Kokil

Re: Give a circuit to divide frequency of clock cycle by two ?
# 2
a T flip flop act as a frequency divider
 Is This Answer Correct ? 21 Yes 4 No
Subashini

Re: Give a circuit to divide frequency of clock cycle by two ?
# 3
take a D Flip Flop. when it is reset output(Q) is zero.
connect the clock which u want to divide to the CP input of
FF. connect Q bar (which is one after the reset)to the D
input of Flip Flop. Take the output from the Q pin of the
Flip Flop, which is divided by two

 Is This Answer Correct ? 23 Yes 2 No
Sravan

Re: Give a circuit to divide frequency of clock cycle by two ?
# 4
T FLIP FLOP WILL ACT AS A DEVIDE BY 2 CKT
 Is This Answer Correct ? 13 Yes 1 No
Rajanikanth

Re: Give a circuit to divide frequency of clock cycle by two ?
# 5
Divide the clock frequency by 2
A 2:1 MUX with CLK as select signal. The 0 select input is just the output. The 1 select input is output_bar(NOT output).

 Is This Answer Correct ? 1 Yes 3 No
Manish Sharma

Re: Give a circuit to divide frequency of clock cycle by two ?
# 6
take an xor gate, connect output to one of the input of xor gate and other input as the clock. verilog code for the same is given below
module a(input in,rst,output reg ot);
always @(in or rst)
begin
if(rst)
ot<=0;
else
ot<=ot ^ in;
end
endmodule

 Is This Answer Correct ? 0 Yes 0 No
Harikrishna H

  Question Asked @ Answers Other 86 Family Interview Questions What is PSW? DRDO 10 Difference between 80286 and 80287 Mascot 2 What is flag, bus? 8 Design a Transmission Gate based XOR. Now, how do you convert it to XNOR? Wipro 1 How do you detect a sequence of "1101" arriving serially from a signal line? 2 Where can i find the sample ASSEMBLY LANGUAGE programs????? plz tell me the site or forum......anything which can have the sample codes/programs of assembly language???? TCS 5 What do you mean by wait state? What is its need? 2 Explain RC circuit?s charging and discharging? Epsilon 5 Return address will be returned by function to Wipro 1 what type of registers contains an (INTEL) CPU? 2 7. What are tri-state devices and why they are essential in a bus oriented system? Wipro 4 Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? Wipro 3 For more 86 Family Interview Questions Click Here