ALLInterview.com :: Home Page KalAajKal.com
 Advertise your Business Here     
Browse  |   Placement Papers  |   Company  |   Code Snippets  |   Certifications  |   Visa Questions
Post Question  |   Post Answer  |   My Panel  |   Search  |   Articles  |   Topics  |   ERRORS new
   Refer this Site  Refer This Site to Your Friends  Site Map  Bookmark this Site  Set it as your HomePage  Contact Us     Login  |  Sign Up                      
tip   SiteMap shows list of All Categories in this site.
Google
 
Categories  >>  Software  >>  Embedded Systems  >>  VLSI
 
 


 

 
 86 Family interview questions  86 Family Interview Questions
 VLSI interview questions  VLSI Interview Questions
 DSP interview questions  DSP Interview Questions
 Embedded Systems AllOther interview questions  Embedded Systems AllOther Interview Questions
Question
Implement F = AB+C using CMOS gates?
 Question Submitted By :: Markus
I also faced this Question!!     Rank Answer Posted By  
 
  Re: Implement F = AB+C using CMOS gates?
Answer
# 1
cmos design combination of both pmos and nmos.pmos is pull
up network.nmos pull down network.A TRANISTOR IS CONNECTED
SERIES     WITH B TRANSISTOR.THE SERIES COMBINATION OF BOTH
A AND B TRANSISTOR CONNECTED PARALLEL WITH C TRANSISTOR(IN
PULL DOWN CKT).THEN APPLY DUALITY PROPERTY TO PMOS.THEN
FINAL OUTPUT IS COMPLEMENTED BY CMOS INVERTER.THIS FUNCTION
IMPLEMENTED IN DIFFERENT LOGICS
1.CMOS LOGIC
2.C2 MOS LOGIC
3.NP LOGIC
4.DYNAMIC LOGIC
5.PASS TRANSISTOR LOGIC
6.DOMINO LOGIC
7.DIFFERENTIAL CASCADE VOLTAGE SWITCH LOGIC
8.PSUEDO NMOS LOGIC
 
Is This Answer Correct ?    0 Yes 1 No
Nehru
 

 
 
 
Other VLSI Interview Questions
 
  Question Asked @ Answers
 
Implement an Inverter using a single transistor? Intel1
In what cases do you need to double clock a signal before presenting it to a synchronous state machine? Intel2
What is SPICE? Intel1
What is charge sharing? Intel1
what is Early effects and their physical origin.  1
What is polymorphism? (C++) Intel1
What are the different limitations in increasing the power supply to reduce delay?  1
Give the various techniques you know to minimize power consumption?  3
What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker). Analog-Devices2
Define threshold voltage? Intel3
What happens to delay if we include a resistance at the output of a CMOS circuit?  1
Who provides the DRC rules? Intel3
Are you familiar with the term snooping? Intel1
Explain the various Capacitances associated with a transistor and which one of them is the most prominent? Intel1
How do you detect a sequence of "1101" arriving serially from a signal line? nvidia2
Differences between DRAM and SRAM? Intel4
what is short Channel effect.  1
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?  1
Implement F = AB+C using CMOS gates? Intel1
Are you familiar with the term MESI? Intel1
 
For more VLSI Interview Questions Click Here 
 
 
 
 
 
   
Copyright Policy  |  Terms of Service  |  Help  |  Site Map 1  |  Articles  |  Site Map  |   Site Map  |  Contact Us interview questions urls   External Links 
   
Copyright © 2007  ALLInterview.com.  All Rights Reserved.

ALLInterview.com   ::  Forum9.com   ::  KalAajKal.com