ALLInterview.com :: Home Page KalAajKal.com
 Advertise your Business Here     
Browse  |   Placement Papers  |   Company  |   Code Snippets  |   Certifications  |   Visa Questions
Post Question  |   Post Answer  |   My Panel  |   Search  |   Articles  |   Topics  |   ERRORS new
   Refer this Site  Refer This Site to Your Friends  Site Map  Bookmark this Site  Set it as your HomePage  Contact Us     Login  |  Sign Up                      
tip   To Refer this Site to Your Friends   Click Here
Google
 
Categories  >>  Software  >>  Embedded Systems  >>  VLSI
 
 


 

 
 86 Family interview questions  86 Family Interview Questions
 VLSI interview questions  VLSI Interview Questions
 DSP interview questions  DSP Interview Questions
 Embedded Systems AllOther interview questions  Embedded Systems AllOther Interview Questions
Question
A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec?
 Question Submitted By :: Markus
I also faced this Question!!     Rank Answer Posted By  
 
  Re: A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
Answer
# 1
Output Swept
------------------------
 PS    X    NS    A    B
 S0    0    S1    0    0
 S0    1    S2    0    0
 S1    0    S3    0    0
 S1    1    S2    0    0
 S2    0    S1    0    0
 S2    1    S4    0    0
 S3    0    S5    0    0
 S3    1    S2    0    0
 S4    0    S1    0    0
 S4    1    S6    0    0
 S5    0    S1    0    1
 S5    1    S2    0    0
 S6    0    S1    0    0
 S6    1    S2    1    0
 
Is This Answer Correct ?    0 Yes 0 No
Amit Malik
 

 
 
 
Other VLSI Interview Questions
 
  Question Asked @ Answers
 
What is FPGA? Intel2
Factors affecting Power Consumption on a chip? Intel1
Define threshold voltage? Intel3
What are the main issues associated with multiprocessor caches and how might you solve them? Intel1
what is Early effects and their physical origin.  1
What are the different limitations in increasing the power supply to reduce delay?  1
Who provides the DRC rules? Intel3
What happens to delay if we include a resistance at the output of a CMOS circuit?  1
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation? Intel1
what is short Channel effect.  1
What are set up time & hold time constraints? What do they signify?  1
Give the expression for CMOS switching power dissipation?  2
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem? Intel3
How many bit combinations are there in a byte? Intel4
what is Latch up?How to avoid Latch up?  2
How to find the read failiure probablity in SRAM?  1
Are you familiar with the term snooping? Intel1
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)  3
what is body effect?  1
What is charge sharing? Intel1
 
For more VLSI Interview Questions Click Here 
 
 
 
 
 
   
Copyright Policy  |  Terms of Service  |  Help  |  Site Map 1  |  Articles  |  Site Map  |   Site Map  |  Contact Us interview questions urls   External Links 
   
Copyright © 2007  ALLInterview.com.  All Rights Reserved.

ALLInterview.com   ::  Forum9.com   ::  KalAajKal.com