For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the

Advertise your Business Here

Refer this Site

Login | Sign Up


	To Refer this Site to Your Friends Click Here

Categories >> Software >> Embedded Systems >> VLSI

86 Family Interview Questions

VLSI Interview Questions

DSP Interview Questions

Embedded Systems AllOther Interview Questions

Question

For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?

Question Submitted By :: Markus

I also faced this Question!!

Rank

Answer Posted By

Re: For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

Answer
# 1

Give the test vector A = 1, B = 0, C = 0 and D = 0.
If B is not stuck at 1, the output would be zero else 1.

So test vector 1000 can detect the stuck at 1 fault of B.

Is This Answer Correct ?

0 Yes

0 No

Deepak

Question	Asked @	Answers
Other VLSI Interview Questions


Explain Clock Skew?	Intel	2
How to find the read failiure probablity in SRAM?		1
Explain the various Capacitances associated with a transistor and which one of them is the most prominent?	Intel	1
Why is Extraction performed?	Intel	1
What is the most complicated/valuable program you written in C/C++?	Intel	6
How does Resistance of the metal lines vary with increasing thickness and increasing length?		1
How many bit combinations are there in a byte?	Intel	4
What types of high speed CMOS circuits have you designed?	Intel	1
Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?	Intel	3
what is Early effects and their physical origin.		1
What is LVS, DRC?	Intel	4
What is setup time and hold time?	Intel	1
What is Noise Margin? Explain the procedure to determine Noise Margin?	Cisco	2
Give the expression for CMOS switching power dissipation?		2
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?	Intel	2
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?		1
Are you familiar with VHDL and/or Verilog?	Intel	4
Explain about stuck at fault models, scan design, BIST and IDDQ testing?	Intel	1
What are set up time & hold time constraints? What do they signify?		1
what is Latch up?How to avoid Latch up?		2

For more VLSI Interview Questions Click Here


Copyright Policy \| Terms of Service \| Help \| Site Map 1 \| Articles \| Site Map \| Site Map \| Contact Us \|

Copyright © 2007 ALLInterview.com. All Rights Reserved.

ALLInterview.com :: Forum9.com :: KalAajKal.com