ALLInterview.com :: Home Page            
 Advertise your Business Here     
Browse  |   Placement Papers  |   Company  |   Code Snippets  |   Certifications  |   Visa Questions
Post Question  |   Post Answer  |   My Panel  |   Search  |   Articles  |   Topics  |   ERRORS new
   Refer this Site  Refer This Site to Your Friends  Site Map  Bookmark this Site  Set it as your HomePage  Contact Us     Login  |  Sign Up                      
tip       Ask Questions on ANYTHING, that arise in your Daily Life at     FORUM9.COM
Google
   
 
Categories  >>  Engineering  >>  Electronics Communications
 
 


  

 
 Civil Engineering interview questions  Civil Engineering Interview Questions
 Mechanical Engineering interview questions  Mechanical Engineering Interview Questions
 Electrical Engineering interview questions  Electrical Engineering Interview Questions
 Electronics Communications interview questions  Electronics Communications Interview Questions
 Chemical Engineering interview questions  Chemical Engineering Interview Questions
 Aeronautical Engineering interview questions  Aeronautical Engineering Interview Questions
 Bio Engineering interview questions  Bio Engineering Interview Questions
 Metallurgy interview questions  Metallurgy Interview Questions
 Industrial Engineering interview questions  Industrial Engineering Interview Questions
 Instrumentation interview questions  Instrumentation Interview Questions
 Automobile Engineering interview questions  Automobile Engineering Interview Questions
 Mechatronics Engineering interview questions  Mechatronics Engineering Interview Questions
 Marine Engineering interview questions  Marine Engineering Interview Questions
 Power Plant Engineering interview questions  Power Plant Engineering Interview Questions
 Engineering AllOther interview questions  Engineering AllOther Interview Questions
Question 
1,what is the different between signal and variables in 
VHDL?
2,what is the different between function and procedure in 
VHDL?
 Question Submitted By :: Venkat Stony
I also faced this Question!!     Rank Answer Posted By  
 
  Re: 1,what is the different between signal and variables in VHDL? 2,what is the different between function and procedure in VHDL?
Answer
# 1		 Hello,
A function returns 1 value whereas a procedure can return
multiple values? Could someone elucidate this for me? Also, I
am confused about the scope of signals. If I declare a signal
within an architecture, does the scope of this signal extend
to functions declared within processes in the architecture? If
not, is there a way to do this without passing the signals? I
would like to call functions in a way resembling scripts that
allowed for greater code readability.
 
Is This Answer Correct ?    0 Yes 2 No
Jimmy.gugon
 

 
 
 
Other Electronics Communications Interview Questions
 
  Question Asked @ Answers
 
What are the different elements of MSC? NSN1
Why we are using -48v in equipments?  1
what is Active device and Passive device?  7
what frequncy range useing in cell communication  7
outline the working of EVM? Bhel2
What is capacitor and its function?  7
what is a lagging current  3
What are difference between KVA & KW. Bosch3
what is the full form of embedded system  2
What is a difference between ISDN PRI & Channelised E1 ? Bharti4
what is NMC ?  1
WHAT IS WINCC TATA1
 
For more Electronics Communications Interview Questions Click Here 
 
 
 
 
 


   
Copyright Policy  |  Terms of Service  |  Help  |  Site Map 1  |  Articles  |  Site Map  |   Site Map  |  Contact Us |   interview questions urls   External Links 
   
Copyright © 2012  ALLInterview.com.  All Rights Reserved.

ALLInterview.com   ::  Forum9.com   ::  KalAajKal.com