| Other VLSI Interview Questions |
| |
| Question | Asked @ | Answers |
| |
| Implement F = AB+C using CMOS gates? | Intel | 1 |
| Explain the difference between write through and write back
cache. | Intel | 1 |
| Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ? | Intel | 2 |
| What is polymorphism? (C++) | Intel | 1 |
| Factors affecting Power Consumption on a chip? | Intel | 1 |
| What happens when the gate oxide is very thin? | Intel | 2 |
| Differences between DRAM and SRAM? | Intel | 4 |
| Explain Clock Skew? | Intel | 2 |
| How do you detect if two 8-bit signals are same? | | 4 |
| Suppose you have a combinational circuit between two
registers driven by a clock. What will you do if the delay
of the combinational circuit is greater than your clock
signal? (You can't resize the combinational circuit
transistors)
| | 3 |
| A circuit has 1 input X and 2 outputs A and B. If X = HIGH
for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B =
1. Draw a state diagram for this Spec? | Intel | 1 |
| What is the most complicated/valuable program you written in
C/C++? | Intel | 6 |
| What is SPICE? | Intel | 1 |
| What is setup time and hold time? | Intel | 1 |
| What is validation? | Intel | 1 |
| Explain the various Capacitances associated with a
transistor and which one of them is the most prominent? | Intel | 1 |
| Are you familiar with the term snooping? | Intel | 1 |
| What is charge sharing? | Intel | 1 |
| Are you familiar with the term MESI? | Intel | 1 |
| How to find the read failiure probablity in SRAM?
| | 1 |
| |
| For more VLSI Interview Questions Click Here |
along with your userid / name. ThanQ
Site Map
